Figure 18From: Acceleration of block-matching algorithms using a custom instruction-based paradigm on a Nios II microprocessor Performance of final throughput (Custom instruction + Memory optimization) for FST-algorithm Nios II processor. (‘economic’, ‘standard’, and ‘fast’).Back to article page