Open Access

Self-Timed Scheduling Analysis for Real-Time Applications

EURASIP Journal on Advances in Signal Processing20072007:083710

https://doi.org/10.1155/2007/83710

Received: 1 September 2006

Accepted: 2 April 2007

Published: 14 June 2007

Abstract

This paper deals with the scheduling analysis of hard real-time streaming applications. These applications are mapped onto a heterogeneous multiprocessor system-on-chip (MPSoC), where we must jointly meet the timing requirements of several jobs. Each job is independently activated and processes streams at its own rate. The dynamic starting and stopping of jobs necessitates the usage of self-timed schedules (STSs). By modeling job implementations using multirate data flow (MRDF) graph semantics, real-time analysis can be performed. Traditionally, temporal analysis of STSs for MRDF graphs only aims at evaluating the average throughput. It does not cope well with latency, and it does not take into account the temporal behavior during the initial transient phase. In this paper, we establish an important property of STSs: the initiation times of actors in an STS are bounded by the initiation times of the same actors in any static periodic schedule of the same job; based on this property, we show how to guarantee strictly periodic behavior of a task within a self-timed implementation; then, we provide useful bounds on maximum latency for jobs with periodic, sporadic, and bursty sources, as well as a technique to check latency requirements. We present two case studies that exemplify the application of these techniques: a simplified channel equalizer and a wireless LAN receiver.

[12345678910111213141516171819202122]

Authors’ Affiliations

(1)
NXP Semiconductors Research

References

  1. Buttazzo GC: Hard Real-Time Computing Systems. Kluwer Academic Publishers, Boston, Mass, USA; 1997.MATHGoogle Scholar
  2. Moonen AJM, van den Berg R, Bekooij MJG, Bhullar H, van Meerbergen J: A multi-core architecture for in-car digital entertainment. Proceedings of Global Signal Processing Conference & Expos for the Industry, October 2005, Santa Clara, Calif, USAGoogle Scholar
  3. Goossens K, Dielissen J, Rǎdulescu A: Æthereal network on chip: concepts, architectures, and implementations. IEEE Design and Test of Computers 2005,22(5):414-421. 10.1109/MDT.2005.99View ArticleGoogle Scholar
  4. Hansson A, Goossens K, Rǎdulescu A: A unified approach to constrained mapping and routing on network-on-chip architectures. Proceedings of International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '05), September 2005, Jersey City, NJ, USA 75-80.Google Scholar
  5. Moreira OM, Mol JD, Bekooij MJG, van Meerbergen J: Multiprocessor resource allocation for hard-real-time streaming with a dynamic job-mix. Proceedings of IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS '05), March 2005, Francisco, Calif, USA 332-341.View ArticleGoogle Scholar
  6. Moreira OM, Bekooij MJG, Mol JD: Online resource mangement in a multiprocessor with a network-on-chip. Proceedings of the 22nd Annual ACM Symposium on Applied Computing (SAC '07), March 2007, Seoul, KoreaGoogle Scholar
  7. Lee EA, Messerschmitt DG: Synchronous data flow. Proceedings of the IEEE 1987,75(9):1235-1245.View ArticleGoogle Scholar
  8. Sriram S, Bhattacharyya SS: Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker, New York, NY, USA; 2000.Google Scholar
  9. Bambha N, Kianzad V, Khandelia M, Bhattacharyya SS: Intermediate representations for design automation of multiprocessor DSP systems. Design Automation for Embedded Systems 2002,7(4):307-323. 10.1023/A:1020307222052View ArticleMATHGoogle Scholar
  10. Goddard S, Jeffay K: Managing latency and buffer requirements in processing graph chains. The Computer Journal 2001,44(6):486-503. 10.1093/comjnl/44.6.486View ArticleMATHGoogle Scholar
  11. Jersak M, Richter K, Ernst R: Performance analysis of complex embedded systems. International Journal of Embedded Systems 2005,1(1-2):33-49.View ArticleGoogle Scholar
  12. Reiter R: Scheduling parallel computations. Journal of the ACM 1968,15(4):590-599. 10.1145/321479.321485MathSciNetView ArticleMATHGoogle Scholar
  13. Lee EA, Messerschmitt DG: Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers 1987,36(1):24-35.View ArticleGoogle Scholar
  14. Dasdan A: Experimental analysis of the fastest optimum cycle ratio and mean algorithms. ACM Transactions on Design Automation of Electronic Systems 2004,9(4):385-418. 10.1145/1027084.1027085View ArticleGoogle Scholar
  15. Poplavko P, Basten T, Bekooij MJG, van Meerbergen J, Mesman B: Task-level timing models for guaranteed performance in multiprocessor networks-on-chip. Proceedings of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '03), October-November 2003, San Jose, Calif, USA 63-72.View ArticleGoogle Scholar
  16. Baccelli F, Cohen G, Olsder G, Quadrat J-P: Synchronization and Linearity. John Wiley & Sons, New York, NY, USA; 1992.MATHGoogle Scholar
  17. Govindarajan R, Gao GR: A novel framework for multi-rate scheduling in DSP applications. Proceedings of International Conference on Application-Specific Array Processors, October 1993, Venice, Italy 77-88.View ArticleGoogle Scholar
  18. Ghamarian AH, Geilen MCW, Stuijk S, et al.: Throughput analysis of synchronous data flow graphs. Proceedings of the 6th International Conference on Application of Concurrency to System Design (ACSD '06), June 2006, Turku, Finland 25-36.View ArticleGoogle Scholar
  19. Corman TH, Leiserson CE, Rivest RL, Stein C: Introduction to Algorithms. McGraw-Hill, New York, NY, USA; 2001.Google Scholar
  20. Moonen AJM, Bekooij MJG, van Meerbergen J: Timing analysis model for network based multiprocessor systems. Proceedings of the 15th Annual Workshop of Circuits, System and Signal Processing (ProRISC '04), November 2004, Veldhoven, The Netherlands 91-99.Google Scholar
  21. Bekooij MJG, Hoes R, Moreira OM, et al.: Dataflow analysis for real-time embedded multiprocessor system design. In Dynamic and Robust Streaming in and between Connected Consumer Electronic Devices. Volume 3. Springer, New York, NY, USA; 2005:81-108. 10.1007/1-4020-3454-7_4View ArticleGoogle Scholar
  22. Govindarajan R, Gao GR, Desai P: Minimizing memory requirements in rate-optimal schedules. Proceedings of International Conference on Application Specific Array Processors, August 1994, San Francisco, Calif, USA 75-86.Google Scholar

Copyright

© O.M. Moreira and M.J.G. Bekooij 2007

This article is published under license to BioMed Central Ltd. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.