Skip to main content

A Practical, Hardware Friendly MMSE Detector for MIMO-OFDM-Based Systems


Design and implementation of a highly optimized MIMO (multiple-input multiple-output) detector requires cooptimization of the algorithm with the underlying hardware architecture. Special attention must be paid to application requirements such as throughput, latency, and resource constraints. In this work, we focus on a highly optimized matrix inversion free MMSE (minimum mean square error) MIMO detector implementation. The work has resulted in a real-time field-programmable gate array-based implementation (FPGA-) on a Xilinx Virtex-2 6000 using only 9003 logic slices, 66 multipliers, and 24 Block RAMs (less than 33% of the overall resources of this part). The design delivers over 420 Mbps sustained throughput with a small 2.77-microsecond latency. The designed linear MMSE MIMO detector is capable of complying with the proposed IEEE 802.11n standard.

Publisher note

To access the full article, please see PDF.

Author information



Corresponding author

Correspondence to Hun Seok Kim.

Rights and permissions

Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License (, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Reprints and Permissions

About this article

Cite this article

Kim, H.S., Zhu, W., Bhatia, J. et al. A Practical, Hardware Friendly MMSE Detector for MIMO-OFDM-Based Systems. EURASIP J. Adv. Signal Process. 2008, 267460 (2008).

Download citation


  • Information Technology
  • Quantum Information
  • Full Article
  • Publisher Note
  • MMSE Detector