Skip to content


  • Research Article
  • Open Access

Complexity-Aware Quantization and Lightweight VLSI Implementation of FIR Filters

EURASIP Journal on Advances in Signal Processing20112011:357906

  • Received: 1 June 2010
  • Accepted: 4 January 2011
  • Published:


The coefficient values and number representations of digital FIR filters have significant impacts on the complexity of their VLSI realizations and thus on the system cost and performance. So, making a good tradeoff between implementation costs and quantization errors is essential for designing optimal FIR filters. This paper presents our complexity-aware quantization framework of FIR filters, which allows the explicit tradeoffs between the hardware complexity and quantization error to facilitate FIR filter design exploration. A new common subexpression sharing method and systematic bit-serialization are also proposed for lightweight VLSI implementations. In our experiments, the proposed framework saves 49%~ 51% additions of the filters with 2's complement coefficients and 10%~ 20% of those with conventional signed-digit representations for comparable quantization errors. Moreover, the bit-serialization can reduce 33%~ 35% silicon area for less timing-critical applications.


  • Quantization Error
  • Filter Design
  • Hardware Complexity
  • Silicon Area
  • Share Method

Publisher note

To access the full article, please see PDF.

Authors’ Affiliations

Department of Electronics Engineering, National Chiao Tung University, Hsinchu, 300, Taiwan
Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, 621, Taiwan


© Yu-Ting Kuo et al. 2011

This article is published under license to BioMed Central Ltd. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.