Skip to content

Advertisement

  • Research Article
  • Open Access

Bit Manipulation Accelerator for Communication Systems Digital Signal Processor

EURASIP Journal on Advances in Signal Processing20052005:793614

https://doi.org/10.1155/ASP.2005.2655

  • Received: 30 January 2004
  • Published:

Abstract

This paper proposes application-specific instructions and their bit manipulation unit (BMU), which efficiently support scrambling, convolutional encoding, puncturing, interleaving, and bit stream multiplexing. The proposed DSP employs the BMU supporting parallel shift and XOR (exclusive-OR) operations and bit insertion/extraction operations on multiple data. The proposed architecture has been modeled by VHDL and synthesized using the SEC 0.18 m standard cell library and the gate count of the BMU is only about 1700 gates. Performance comparisons show that the number of clock cycles can be reduced about for scrambling, convolutional encoding, and interleaving compared with existing DSPs.

Keywords and phrases

  • bit manipulation
  • application-specific DSP
  • VLSI architecture

Authors’ Affiliations

(1)
School of Electrical and Computer Engineering, Ajou University, Suwon, Korea

Copyright

© Jeong et al. 2005

Advertisement