Skip to main content
  • Research Article
  • Open access
  • Published:

Multimedia Terminal System-on-Chip Design and Simulation


This paper proposes a design approach based on integrated architectural and system-on-chip (SoC) simulations. The main idea is to have an efficient framework for the design and the evaluation of multimedia terminals, allowing a fast system simulation with a definable degree of accuracy. The design approach includes the simulation of very long instruction word (VLIW) digital signal processors (DSPs), the utilization of a device multiplexing the media streams, and the emulation of the real-time media acquisition. This methodology allows the evaluation of both the multimedia algorithm implementations and the hardware platform, giving feedback on the complete SoC including the interaction between modules and conflicts in accessing either the bus or shared resources. An instruction set architecture (ISA) simulator and an SoC simulation environment compose the integrated framework. In order to validate this approach, the evaluation of an audio-video multiprocessor terminal is presented, and the complete simulation test results are reported.

Author information

Authors and Affiliations


Corresponding author

Correspondence to Ivano Barbieri.

Rights and permissions

Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License ( ), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Reprints and permissions

About this article

Cite this article

Barbieri, I., Bariani, M., Scotto, A. et al. Multimedia Terminal System-on-Chip Design and Simulation. EURASIP J. Adv. Signal Process. 2005, 650749 (2005).

Download citation

  • Received:

  • Revised:

  • Published:

  • DOI:

Keywords and phrases