Open Access

Analogue MIMO Detection

  • Robert J. Piechocki1Email author,
  • Jose Soler-Garrido1,
  • Darren McNamara2 and
  • Joe McGeehan1, 2
EURASIP Journal on Advances in Signal Processing20062006:041898

https://doi.org/10.1155/ASP/2006/41898

Received: 1 December 2004

Accepted: 8 July 2005

Published: 27 March 2006

Abstract

In this contribution we propose an analogue receiver that can perform turbo detection in MIMO systems. We present the case for a receiver that is built from nonlinear analogue devices, which perform detection in a "free-flow" network (no notion of iterations). This contribution can be viewed as an extension of analogue turbo decoder concepts to include MIMO detection. These first analogue implementations report reductions of few orders of magnitude in the number of required transistors and in consumed energy, and the same order of improvement in processing speed. It is anticipated that such analogue MIMO decoder could bring about the same advantages, when compared to traditional digital implementations.

[12345678910111213]

Authors’ Affiliations

(1)
Centre for Communications Research, University of Bristol
(2)
Telecommunications Research Laboratory, Toshiba Research Europe Ltd

References

  1. Loeliger H-A, Lustenberger F, Helfenstein M, Tarkoy F: Probability propagation and decoding in analog VLSI. Proceedings of IEEE International Symposium on Information Theory (ISIT '98), August 1998, Cambridge, Mass, USA 146-146.Google Scholar
  2. Hagenauer J, Winklhofer M: The analog decoder. Proceedings of IEEE International Symposium on Information Theory (ISIT '98), August 1998, Cambridge, Mass, USA 145-145.Google Scholar
  3. Lustenberger FOn the design of analog iterative VLSI decoders, vol. 2 of Series in Signal and Information Processing, Hartung-Gorre, Konstanz, Germany, 2000, Ph.D. dissertationGoogle Scholar
  4. Xotta A, Vogrig D, Gerosa A, et al.: An all-analog CMOS implementation of a turbo decoder for hard-disk drive read channels. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '02), May 2002, Scottsdale, Ariz, USA 5: 69-72.Google Scholar
  5. Mondragon-Torres AF, Sanchez-Sinencio E, Narayanan KR: Floating-gate analog implementation of the additive soft-input soft-output decoding algorithm. IEEE Transactions on Circuits and Systems—Part I: Fundamental Theory and Applications 2003, 50(10):1256-1269. 10.1109/TCSI.2003.817763View ArticleGoogle Scholar
  6. Gaudet VC, Gulak PG:A 13.3-Mb/s 0.35- m CMOS analog turbo decoder IC with a configurable interleaver. IEEE Journal of Solid-State Circuits 2003, 38(11):2010-2015. 10.1109/JSSC.2003.818134View ArticleGoogle Scholar
  7. Winstead C, Dai J, Yu S, Myers C, Harrison RR, Schlegel C: CMOS analog MAP decoder for (8,4) Hamming code. IEEE Journal of Solid-State Circuits 2004, 39(1):122-131. 10.1109/JSSC.2003.820845View ArticleGoogle Scholar
  8. Mead C: Analog VLSI and Neural Systems. Addison-Wesley, Reading, Mass, USA; 1989.View ArticleMATHGoogle Scholar
  9. Herken R (Ed): The Universal Turing Machine: A Half-Century Survey. Oxford University Press, Oxford, UK; 1988.MATHGoogle Scholar
  10. Hagenauer J, Offer E, Measson C, Moerz M: Decoding and equalization with analog non-linear networks. European Transactions on Telecommunications 1999, 10: 659-680. 10.1002/ett.4460100610View ArticleGoogle Scholar
  11. Paulraj A, Nabar R, Gore D: Introduction to Space-Time Wireless Communications. Cambridge University Press, Cambridge, UK; 2003.Google Scholar
  12. Haykin S: Communication Systems. 4th edition. John Wiley & Sons, Chichester, West Sussex, UK; 2001.Google Scholar
  13. Pena-Finol JS, Connelly JA: A MOS four-quadrant analog multiplier using the quarter-square technique. IEEE Journal of Solid-State Circuits 1987, 22(6):1064-1073. 10.1109/JSSC.1987.1052856View ArticleGoogle Scholar

Copyright

© Piechocki et al. 2006