Skip to content


  • Research Article
  • Open Access

Rapid Prototyping for Heterogeneous Multicomponent Systems: An MPEG-4 Stream over a UMTS Communication Link

  • 1, 2,
  • 1,
  • 1,
  • 3,
  • 1 and
  • 4
EURASIP Journal on Advances in Signal Processing20062006:064369

  • Received: 15 October 2004
  • Accepted: 21 June 2005
  • Published:


Future generations of mobile phones, including advanced video and digital communication layers, represent a great challenge in terms of real-time embedded systems. Programmable multicomponent architectures can provide suitable target solutions combining flexibility and computation power. The aim of our work is to develop a fast and automatic prototyping methodology dedicated to signal processing application implementation on parallel heterogeneous architectures, two major features required by future systems. This paper presents the whole methodology based on the SynDEx CAD tool that directly generates a distributed implementation onto various platforms from a high-level application description, taking real-time aspects into account. It illustrates the methodology in the context of real-time distributed executives for multilayer applications based on an MPEG-4 video codec and a UMTS telecommunication link.


  • Video Codec
  • Signal Processing Application
  • Advanced Video
  • Heterogeneous Architecture
  • Application Description

Authors’ Affiliations

IETR/Image Group Lab, UMR CNRS 6164/INSA, 20, Avenue des Buttes de Coësmes, Rennes, 35043, France
Mitsubishi Electric ITE, Telecommunication Lab, 1 Allée de Beaulieu, Rennes, 35 000, France
IETR/Automatic & Communication Lab, UMR CNRS 6164/Supelec-SCEE Team, Avenue de la Boulaie, BP 81127, Cesson-Sévigné, 35511, France
INRIA Rocquencourt, AOSTE, BP 105, Le Chesnay, 78153, France


  1. Eltawil AM, Grayver E, Zou H, Frigon JF, Poberezhskiy G, Daneshrad B: Dual antenna UMTS mobile station transceiver ASIC for 2 Mb/s data rate. Proceedings of IEEE International Solid-State Circuits Conference (ISSCC '03), February 2003, San Francisco, Calif, USA 1: 146–484.View ArticleGoogle Scholar
  2. Keutzer K, Malik S, Newton AR, Rabaey JM, Sangiovanni-Vincentelli A: System-level design: orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2000, 19(12):1523–1543. 10.1109/43.898830View ArticleGoogle Scholar
  3. Henzinger TA, Kirsch CM, Sanvido MAA, Pree W: From control models to real-time code using Giotto. IEEE Control Systems Magazine 2003, 23(1):50–64. 10.1109/MCS.2003.1172829View ArticleGoogle Scholar
  4. Bhattacharyya SS, Murthy PK, Lee EA: Software Synthesis from Dataflow Graphs. Kluwer Academic, Norwell, Mass, USA; 1996.View ArticleGoogle Scholar
  5. 3GPP TS 25.213 v3.3.0: Spreading and Modulation FDD, release 1999Google Scholar
  6. Pereira F, Ebrahimi T: The MPEG-4 Book. Prentice-Hall PTR, Upper Saddle River, NJ, USA; 2002.Google Scholar
  7. Ventroux N, Nezan JF, Raulet M, Déforges O: Rapid prototyping for an optimized MPEG-4 decoder implementation over a parallel heterogenous architecture. Proceedings of 28th IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '03), April 2003, Hong Kong, China 2: 433–436. Conference cancelled - Invited paper, ICME 2003Google Scholar
  8. Sorel Y: Massively parallel computing systems with real time constraints: the "Algorithm Architecture Adequation" methodology. Proceedings of 1st IEEE International Conference on Massively Parallel Computing Systems (MPCS '94), May 1994, Ischia, Italy 44–53.Google Scholar
  9. Grandpierre T, Lavarenne C, Sorel Y: Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. Proceedings of 7th International Workshop on Hardware/Software Codesign (CODES '99), May 1999, Rome, Italy 74–78.View ArticleGoogle Scholar
  10. Sorel Y:Real-time embedded image processing applications using the methodology. Proceedings of IEEE International Conference on Image Processing (ICIP '96), September 1996, Lausanne, Switzerland 2: 145–148.View ArticleGoogle Scholar
  11. Grandpierre T, Sorel Y: From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations. Proceedings of 1st ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE '03), June 2003, Mont Saint-Michel, France 123–132.View ArticleGoogle Scholar
  12. Balarin F, Lavagno L, Murthy P, Sangiovanni-Vincentelli A: Scheduling for embedded real-time systems. IEEE Design and Test of Computers 1998, 15(1):71–82. 10.1109/54.655185View ArticleGoogle Scholar
  13. Hall LA, Shmoys DB, Wein J: Scheduling to minimize average completion time: off-line and on-line algorithms. Proceedings of 7th Annual ACM-SIAM Symposium on Discrete Algorithms (SODA '96), January 1996, Atlanta, Ga, USA 142–151.Google Scholar
  14. Fresse V, Déforges O, Nezan JF: AVSynDEx: a rapid prototyping process dedicated to the implementation of digital image processing applications on Multi-DSP and FPGA architectures. EURASIP Journal on Applied Signal Processing 2002, 2002(9):990–1002. Special Issue on implementation of DSP and communication systems 10.1155/S1110865702205016MATHGoogle Scholar
  15. Texas Instruments : TMS320C6000 Optimizing Compiler User's Guide. reference spru187l, March 2004Google Scholar
  16. Le Méner Y, Raulet M, Nezan JF, Kountouris A, Moy C: SynDEx executive kernel development for DSP TI C6x applied to real-time and embedded multiprocessors architectures. Proceedings of 11th European Signal Processing Conference (EUSIPCO '02), September 2002, Toulouse, FranceGoogle Scholar
  17. Texas Instruments : TMS320 DSP/BIOS User's Guide. reference spru423b, September 2002Google Scholar
  18. Nouvel F, Le Nours S, Herman I: AAA methodology and SynDEx tool capabilities for designing on heterogeneous architecture. Proceedings of 18th Conference on Design of Circuits and Integrated Systems (DCIS '03), November 2003, Ciudad Real, SpainGoogle Scholar
  19. Kountouris A, Moy C, Rambaud L: Reconfigurability: a key property in software radio systems. Proceedings of 1st Karlshruhe Workshop on Software Radios, March 2000, Karlsruhe, GermanyGoogle Scholar
  20. Moy C, Kountouris A, Bisiaux A: HW and SW architectures for over-the-air dynamic reconfiguration by software download. Proceedings of Software Defined Radio workshop of IEEE Radio and Wireless Conference (RAWCON~'03), August 2003, Boston, Mass, USAGoogle Scholar
  21. White SA: Applications of distributed arithmetic to digital signal processing: a tutorial review. IEEE ASSP Magazine 1989, 6(3):4–19. 10.1109/53.29648View ArticleGoogle Scholar
  22. Le Nours S, Nouvel F, Helard JF: Example of a Co-Design approach for a MC-CDMA transmission system implementation. Journées Francophones sur l'Adéquation Algorithme Architecture (JFAAA '02), December 2002, Monastir, TunisieGoogle Scholar


© Raulet et al. 2006

This article is published under license to BioMed Central Ltd. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.