Open Access

AVSynDEx: A Rapid Prototyping Process Dedicated to the Implementation of Digital Image Processing Applications on Multi-DSP and FPGA Architectures

  • Virginie Fresse1Email author,
  • Olivier Déforges1 and
  • Jean-François Nezan1
EURASIP Journal on Advances in Signal Processing20022002:896506

https://doi.org/10.1155/S1110865702205016

Received: 31 August 2001

Published: 1 September 2002

Abstract

We present AVSynDEx (concatenation of AVS SynDEx), a rapid prototyping process aiming to the implementation of digital signal processing applications on mixed architectures (multi-DSP FPGA). This process is based on the use of widely available and efficient CAD tools established along the design process so that most of the implementation tasks become automatic. These tools and architectures are judiciously selected and integrated during the implementation process to help a signal processing specialist without relevant hardware experience. We have automated the translation between the different levels of the process to increase and secure it. One main advantage is that only a signal processing designer is needed, all the other specialized manual tasks being transparent in this prototyping methodology, hereby reducing the implementation time.

Keywords

rapid prototyping process multi-DSP-FPGA architecture CAD environment image processing applications