Skip to main content

Frequency Spectrum Based Low-Area Low-Power Parallel FIR Filter Design

Abstract

Parallel (or block) FIR digital filters can be used either for high-speed or low-power (with reduced supply voltage) applications. Traditional parallel filter implementations cause linear increase in the hardware cost with respect to the block size. Recently, an efficient parallel FIR filter implementation technique requiring a less-than linear increase in the hardware cost was proposed. This paper makes two contributions. First, the filter spectrum characteristics are exploited to select the best fast filter structures. Second, a novel block filter quantization algorithm is introduced. Using filter benchmarks, it is shown that the use of the appropriate fast FIR filter structures and the proposed quantization scheme can result in reduction in the number of binary adders up to 20%.

Author information

Affiliations

Authors

Corresponding author

Correspondence to Jin-Gyun Chung.

Rights and permissions

Reprints and Permissions

About this article

Cite this article

Chung, JG., Parhi, K.K. Frequency Spectrum Based Low-Area Low-Power Parallel FIR Filter Design. EURASIP J. Adv. Signal Process. 2002, 298723 (2002). https://doi.org/10.1155/S1110865702205077

Download citation

Keywords

  • parallel FIR filter
  • quantization
  • fast FIR algorithm
  • canonic signed digit