Skip to main content

An FPGA Implementation of-Regular Low-Density Parity-Check Code Decoder


Because of their excellent error-correcting performance, low-density parity-check (LDPC) codes have recently attracted a lot of attention. In this paper, we are interested in the practical LDPC code decoder hardware implementations. The direct fully parallel decoder implementation usually incurs too high hardware complexity for many real applications, thus partly parallel decoder design approaches that can achieve appropriate trade-offs between hardware complexity and decoding throughput are highly desirable. Applying a joint code and decoder design methodology, we develop a high-speed-regular LDPC code partly parallel decoder architecture based on which we implement a-bit, rate--regular LDPC code decoder on Xilinx FPGA device. This partly parallel decoder supports a maximum symbol throughput of Mbps and achieves BER at 2 dB over AWGN channel while performing maximum decoding iterations.

Author information



Corresponding author

Correspondence to Tong Zhang.

Rights and permissions

Reprints and Permissions

About this article

Cite this article

Zhang, T., Parhi, K.K. An FPGA Implementation of-Regular Low-Density Parity-Check Code Decoder. EURASIP J. Adv. Signal Process. 2003, 169168 (2003).

Download citation

  • Received:

  • Revised:

  • Published:

  • DOI:


  • low-density parity-check codes
  • error-correcting coding
  • decoder
  • FPGA