Skip to content


  • Research Article
  • Open Access

Rapid Prototyping of Field Programmable Gate Array-Based Discrete Cosine Transform Approximations

EURASIP Journal on Advances in Signal Processing20032003:687253

  • Received: 28 February 2002
  • Published:


A method for the rapid design of field programmable gate array (FPGA)-based discrete cosine transform (DCT) approximations is presented that can be used to control the coding gain, mean square error (MSE), quantization noise, hardware cost, and power consumption by optimizing the coefficient values and datapath wordlengths. Previous DCT design methods can only control the quality of the DCT approximation and estimates of the hardware cost by optimizing the coefficient values. It is shown that it is possible to rapidly prototype FPGA-based DCT approximations with near optimal coding gains that satisfy the MSE, hardware cost, quantization noise, and power consumption specifications.


  • DCT
  • low-power
  • FPGA
  • binDCT

Authors’ Affiliations

Department of Electrical and Computer Engineering, University of Calgary, 2500 University Drive N.W., Calgary, Alberta, T2N 1N4, Canada


© Copyright © 2003 Hindawi Publishing Corporation 2003