Skip to main content

A Novel High-Speed Configurable Viterbi Decoder for Broadband Access

Abstract

A novel design and implementation of an online reconfigurable Viterbi decoder is proposed, based on an area-efficient add-compare-select (ACS) architecture, in which the constraint length and traceback depth can be dynamically reconfigured. A design-space exploration to trade off decoding capability, area, and decoding speed has been performed, from which the maximum level of pipelining against the number of ACS units to be used has been determined while maintaining an in-place path metric updating. An example design with constraint lengths from 7 to 10 and a 5-level ACS pipelining has been successfully implemented on a Xilinx Virtex FPGA device. FPGA implementation results, in terms of decoding speed, resource usage, and BER, have been obtained using a tailored testbench. These confirmed the functionality and the expected higher speeds and lower resources.

Author information

Affiliations

Authors

Corresponding author

Correspondence to Mohammed Benaissa.

Rights and permissions

Reprints and Permissions

About this article

Cite this article

Benaissa, M., Zhu, Y. A Novel High-Speed Configurable Viterbi Decoder for Broadband Access. EURASIP J. Adv. Signal Process. 2003, 865460 (2003). https://doi.org/10.1155/S1110865703310054

Download citation

Keywords

  • pipelining
  • configurable
  • ACS
  • area-efficient architecture
  • design-space exploration
  • schedule