Figure 7From: Verify level control criteria for multi-level cell flash memories and their applicationsComparison between the overall BER from the two criteria. The constrained voltage window W is assumed to be 5.Back to article page