From: Verify level control criteria for multi-level cell flash memories and their applications
State
S 0
S 1
S 2
S 3
page 1
1
0
page 2