Figure 1From: Reducing latency overhead caused by using LDPC codes in NAND flash memory Illustration of NAND flash memory sensing, (a) Illustration of NAND flash memory structure, and (b) illustration of word-line voltage sweeping for memory sensing, all the bit-lines are charged and discharged once for each word-line voltage point. Back to article page