Figure 8From: Improving reliability of non-volatile memory technologies through circuit level techniques and error control coding Hard error mechanism of MLC PRAM. Back to article page