Figure 1From: FIR filter optimization for video processing on FPGAs Different multiplier block realizations of the coefficients {44,130,172}. (a) Adder graph obtained by H cub AD min, (b) PAG using ASAP pipelining, (c) PAG using optimal pipelining, and (d) optimal PAG.Back to article page