Figure 4From: FIR filter optimization for video processing on FPGAs A 12 × 4-bit signed multiplier using four-input LUTs[34]. Back to article page