Figure 5From: FIR filter optimization for video processing on FPGAs Pipelined LUT-based multiplier. Back to article page