Figure 17From: Acceleration of block-matching algorithms using a custom instruction-based paradigm on a Nios II microprocessor Throughput obtained for each memory system design using TSST. Back to article page