Figure 7From: Acceleration of block-matching algorithms using a custom instruction-based paradigm on a Nios II microprocessor FST flow chart. Back to article page