Skip to main content
Figure 5 | EURASIP Journal on Advances in Signal Processing

Figure 5

From: Fast, parallel implementation of particle filtering on the GPU architecture

Figure 5

Memory allocations. Splitting a global memory data array to shared memory keeping local connectivity, where ‘s’ stands for the number of threads in each block and r stands for the size of neighbourhood. To fit the architectural details of the GPU and reduce computational time, we applied 1D topology instead of the proposed 2D grid with one-sided neighbourhood.

Back to article page