Figure 16From: Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons Processing flow for road recognition. (a) Learning phase and the first interest zone, (b, c, d, e, f, g, h) the next interest zones, and (i) the recognition result.Back to article page