Figure 2From: Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons Hardware architecture with three pipeline stages (connected through point-to-point connections). Back to article page