Figure 3From: Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons Three-stage pipelined architecture (connected through point-to-point connections and hardware router IPs). Back to article page