Figure 11From: Real-time parallel implementation of Pulse-Doppler radar signal processing chain on a massively parallel machine based on multi-core DSP and Serial RapidIO interconnect RapidIO architectural hierarchy. Back to article page