Figure 9From: Real-time parallel implementation of Pulse-Doppler radar signal processing chain on a massively parallel machine based on multi-core DSP and Serial RapidIO interconnect Functional block diagram of the C6678 DSP. Back to article page