Figure 1From: An optimised twin precision multiplier for ASIC environment Encoding logic of 8-bit modified booth. Back to article page