Figure 12From: An optimised twin precision multiplier for ASIC environment Graphical representation of Table 5 . Comparison of existing and proposed TP; (a) bit width vs mux, (b) bit width vs area, (c) bit width vs delay and (d) bit width vs power.Back to article page