Figure 3From: An optimised twin precision multiplier for ASIC environment Signed 8-bit multiplication using modified booth algorithm- N bit multiplication. Back to article page