Figure 8From: An optimised twin precision multiplier for ASIC environment Reduced computation matrix RS for 8 × 8 multiplication. Back to article page