From: An optimised twin precision multiplier for ASIC environment
S number
Bit width
Twin 2009 MUX ( N + 3)
Proposed twin mux ( N /2) + 3
1
8
11
7
2
16
19
3
32
35
4
64
67
5
128
131