From: An optimised twin precision multiplier for ASIC environment
S number
Bit width
Proposed twin mux
Mux count for multiple SWP-( N /2 + N /4)
1
16
11
27
2
32
19
52