Fig. 1From: Instruction scheduling heuristic for an efficient FFT in VLIW processors with balanced resource usageDependency graph (b) of an instruction block (a)Back to article page