Fig. 10From: Instruction scheduling heuristic for an efficient FFT in VLIW processors with balanced resource usageBandwidth and computation power’s comparison for the new scheme on C66 coresBack to article page