Fig. 16From: Instruction scheduling heuristic for an efficient FFT in VLIW processors with balanced resource usageThe effect of the ordering penalty on the convergence speedBack to article page