Fig. 18From: Instruction scheduling heuristic for an efficient FFT in VLIW processors with balanced resource usageRMS error comparison between the new FFT and TIs in C66 coresBack to article page