Fig. 5From: Instruction scheduling heuristic for an efficient FFT in VLIW processors with balanced resource usageTypical structure of a VLIW machineBack to article page