Fig. 6From: Instruction scheduling heuristic for an efficient FFT in VLIW processors with balanced resource usageParallel initiation of iterations in VLIW coresBack to article page