Fig. 9From: Instruction scheduling heuristic for an efficient FFT in VLIW processors with balanced resource usageThe VLIW kernel form of the conventional FFT implementation on a C66 core (II = 11)Back to article page