TY - JOUR AU - Taillefer, C. S. AU - Roberts, G. W. PY - 2009 DA - 2009// TI - Delta–sigma A/D conversion via time-mode signal processing JO - IEEE Trans. Circuits and Systems-I: Regular Papers VL - 56 UR - https://doi.org/10.1109/TCSI.2008.2010144 DO - 10.1109/TCSI.2008.2010144 ID - Taillefer2009 ER - TY - STD TI - Y Chen, S’a Zhong, H Dang, Design of A low-power-consumption and high-performance sigma-delta modulator, in proc. IEEE Computer Society, WRI World Congress on Computer Science and Information Engineering, Los Angeles, California USA, vol. 3, pp. 375–379. March 31-April 2 2009 http://dx.doi.org/10.1109/CSIE.2009.772 UR - http://dx.doi.org/10.1109/CSIE.2009.772 ID - ref2 ER - TY - STD TI - F Akopyan, R Manohar, AB Apsel, A level-crossing flash asynchronous analog-to-digital converter, in IEEE Computer Society Proc. 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC’06), Grenoble France, pp. 22–32. March 13-15 2006. http://dx.doi.org/10.1109/ASYNC.2006.5 UR - http://dx.doi.org/10.1109/ASYNC.2006.5 ID - ref3 ER - TY - BOOK AU - Kim, S. AU - Kim, J. AU - Lee, M. PY - 2007 DA - 2007// TI - A 10MHz, 65dB SFDR Asynchronous Sigma-Delta Modulator for Low Power Consumption with Time to Digital Converter (TDC). Final Project of Oversampling ΣΔ Class, Fall 2007 PB - Department of Electrical Engineering, Arizona State University CY - Tempe, AZ ID - Kim2007 ER - TY - STD TI - SM Qaisar, L Fesquet, M Renaudin, Spectral analysis of a signal driven sampling scheme, in EURASIP Proc. of 14th European Signal Processing Conference (EUSIPCO2006), Florence, Italy. September 4-8, 2006 http://www.eurasip.org/Proceedings/Eusipco/Eusipco2006/papers/1568980792.pdf UR - http://www.eurasip.org/Proceedings/Eusipco/Eusipco2006/papers/1568980792.pdf ID - ref5 ER - TY - STD TI - C Azime, S´c Ervin, C Luis, Asynchronous sampling and reconstruction of sparse signals, in EURASIP Proc. of 20th European Signal Processing Conference (EUSIPCO 2012) Bucharest, Romania, pp. 854–858. August 27 - 31, 2012 http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6334002 UR - http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6334002 ID - ref6 ER - TY - JOUR AU - Kos´cielnik, D. AU - Mis´kowicz, M. PY - 2008 DA - 2008// TI - Asynchronous sigma-delta analog-to digital converter based on the charge pump integrator JO - Analog Integr Circ Sig Process, Springer Science VL - 55 UR - https://doi.org/10.1007/s10470-007-9113-1 DO - 10.1007/s10470-007-9113-1 ID - Kos´cielnik2008 ER - TY - STD TI - P Wei, T Hudson, Performance improvement of an asynchronous sigma-delta modulator by programmable hysteresis, in Proc. of the World Congress on Engineering and Computer Science WCECS 2009, San Francisco, USA, vol. I. October 20-22, 2009 http://www.iaeng.org/publication/WCECS2009/WCECS2009_pp186-190.pdf UR - http://www.iaeng.org/publication/WCECS2009/WCECS2009_pp186-190.pdf ID - ref8 ER - TY - STD TI - AA Deshmukh, R Deshmukh, R Patrikar, Low power asynchronous sigma-delta modulator using hysteresis level control, in Proc. of 2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), IIT Chennai, pp. 353–354. July 4-6, 2011 http://dx.doi.org/10.1109/ISVLSI.2011.51 UR - http://dx.doi.org/10.1109/ISVLSI.2011.51 ID - ref9 ER - TY - STD TI - T Matic, T Svedek, d Vinko, Asynchronous sigma-delta analog-to-digital converter, in Proc. IEEE, 5th European conference on Circuits and Systems for Communications (ECCSC’10), Belgrade, Serbia, pp. 111–114. Nov. 23-25, 2010 http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5733870&reason=concurrency UR - http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5733870&reason=concurrency ID - ref10 ER - TY - STD TI - M Kafashan, S Beygi, F Marvasti, Asynchronous analog-to-digital converter based on level-crossing sampling scheme, EURASIP J. Adv. Signal Process. 1-12 (2011). http://dx.doi.org/10.1186/1687-6180-2011-109 UR - http://dx.doi.org/10.1186/1687-6180-2011-109 ID - ref11 ER - TY - STD TI - K Kuribayashi, K Machida, Y Toyama, T Waho, Time-domain multi-bit ΔΣ analog-to-digital converter, in Proc. 41st IEEE International Symposium on Multiple-Valued Logic (ISMVL), Tuusula, Finland, pp. 254–258. May 23-25, 2011 http://dx.doi.org/10.1109/ISMVL.2011.31 UR - http://dx.doi.org/10.1109/ISMVL.2011.31 ID - ref12 ER - TY - STD TI - AA Deshmukh, RB Deshmukh, RM Patrikar, An efficient implementation of self timed audio sigma-delta modulator, in Proc. IEEE 7th Argentine School of Micro-Nanoelectronics, Technology and Applications ( EAMTA ), Buenos Aires, Argentina, pp. 27–31. August 15-17, 2013 http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6621073&queryText%3DEAMTA++2013 UR - http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6621073&queryText%3DEAMTA++2013 ID - ref13 ER - TY - STD TI - A. Zjajo, J. Pineda de Gyvez, Low-power high-resolution analog to digital converters, design, test and calibration, ACSP. New York Heidelberg London: Springer Dordrecht. 2011, p. 11 ID - ref14 ER - TY - STD TI - A Deshmukh, R Patil, R Deshmukh, R Patrikar, Asynchronous ADC using novel asynchronous subranging scheme, in Proc. of VLSI Design And Test ( VDAT ), Chitkara University, pp. 41–52. July 7-8 2010 ID - ref15 ER - TY - JOUR AU - Lee, H. -. S. AU - Sodini, C. G. PY - 2008 DA - 2008// TI - Analog-to-digital converters: digitizing the analog world JO - Invited paper Proc. of the IEEE VL - 96 ID - Lee2008 ER - TY - JOUR AU - Roza, E. PY - 1997 DA - 1997// TI - Analog-to-digital conversion via duty-cycle modulation. IEEE Trans. on Circuits and Systems - II: Analog and JO - Digital signal Processing VL - 44 ID - Roza1997 ER - TY - STD TI - J Daniels, W Dehaene, M Steyaert, A Wiesbauer, A/D conversion using an asynchronous delta-sigma modulator and a time-to-digital converter, in Proc. IEEE International symposium on Circuits and Systems (ISCAS), Seattle, Washington, USA, pp. 1648–1651. 8-21 May 2008: http://dx.doi.org/10.1109/ISCAS.2008.4541751 UR - http://dx.doi.org/10.1109/ISCAS.2008.4541751 ID - ref18 ER - TY - JOUR AU - Lazar, A. A. AU - Tóth, L. T. PY - 2004 DA - 2004// TI - Perfect recovery and sensitivity analysis of time encoded bandlimited signal JO - IEEE Trans. on Circuits and Systems - I: Regular Papers VL - 51 UR - https://doi.org/10.1109/TCSI.2004.835026 DO - 10.1109/TCSI.2004.835026 ID - Lazar2004 ER - TY - STD TI - AA Lazar, E˝o K Simonyi, L´a´o T T´oth, Time encoding of bandlimited signals, an Overview, in Proc. International Conference on Telecommunication Systems, Modeling and Analysis, Dallas, TX, pp. 1–18. November 17-20, 2005 http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.59.9578 UR - http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.59.9578 ID - ref20 ER - TY - STD TI - N Tavangaran, D Br¨uckmann, R Kokozinski, K Konrad, Continuous time digital systems with asynchronous sigma delta modulation, in Proc. EURASIP, 20th European Signal Processing Conference (EUSIPCCO2012), Bucharest, Romania, pp. 225–229. August 27-31,2012: http://www.eurasip.org/Proceedings/Eusipco/Eusipco2012/Conference/papers/1569580915.pdf UR - http://www.eurasip.org/Proceedings/Eusipco/Eusipco2012/Conference/papers/1569580915.pdf ID - ref21 ER - TY - JOUR AU - Boser, B. AU - Wooley, B. A. PY - 1988 DA - 1988// TI - The design of sigma-delta modulation analog-to-digital converters JO - IEEE Journal of Solid-State Circuits VL - 23 UR - https://doi.org/10.1109/4.90025 DO - 10.1109/4.90025 ID - Boser1988 ER - TY - STD TI - PE Allen, DR Holberg, CMOS analog circuit design, (Oxford University Press, International Second Edition, New York, 2010), p. 302,417,467 ID - ref23 ER - TY - STD TI - RJ Baker, HW Li, DE Boyce, CMOS circuit design, layout and simulation, (IEEE Press Series on Microelectronic System, New Jersey, 2000), p. 654,657 ID - ref24 ER - TY - JOUR AU - Fei, Y. PY - 2010 DA - 2010// TI - A high–speed differential CMOS Schmitt Trigger with regenerative current feedback and adjustable hysteresis. Analog Integrated Circuits and Signal Processing, MIXED SIGNAL LETTER JO - Springer Science VL - 63 ID - Fei2010 ER - TY - STD TI - Wang, J Xu, X Wu, A low power audio delta-sigma modulator with opamp-shared and opamp-switched techniques, in Proc. International MultiConference of Engineers and Computer Scientists IMECS 2010, Hong-Kong, vol. II, pp. 1296–1300. March 17-19,2010 http://www.iaeng.org/publication/IMECS2010/IMECS2010_pp1296-1300.pdf UR - http://www.iaeng.org/publication/IMECS2010/IMECS2010_pp1296-1300.pdf ID - ref26 ER - TY - JOUR AU - Pavlik, M. AU - Kledrowetz, V. AU - Haze, J. PY - 2012 DA - 2012// TI - Design of the 12-bit delta-sigma modulator using SC technique for vibration sensor output processing JO - Radioengineering VL - 21 ID - Pavlik2012 ER - TY - STD TI - Kayaalti, O Cerid, G Dundar, A design methodology for asynchronous sigma-delta converters (IEEE proc. of Ph. D. Research in Microelectronics and Electronics, PRIME, Istanbul, Turkey), pp. 249–258. June 22-April 25 2008 http://dx.doi.org/10.1109/RME.2008.4595772 UR - http://dx.doi.org/10.1109/RME.2008.4595772 ID - ref28 ER -