TY - STD TI - R Guo, LS DeBrunner, K Johansson, Truncated MCM Using Pattern Modification for FIR Filter Implementation. Paper presented at the Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Paris, France, p. 3881–3884, May 30-Jun 2, 2010. ID - ref1 ER - TY - STD TI - L Aksoy, EO Günes, P Flores, Search algorithms for the multiple constant multiplication problem: exact and approximate. Microprocess. Microsyst. 34(5), 151–162 (2010). doi: doi.org/10.1016/j.micpro.2009.10.001. ID - ref2 ER - TY - STD TI - O Gustafsson, Lower bounds for constant multiplication problems. IEEE Trans. Circuits and Syst. II: Express briefs 54 (11), 974–978 (2007). doi: 10.1109/TCSII.2007.903212. ID - ref3 ER - TY - STD TI - DET Romero, U Meyer-Baese, GJ Dolecek, On the inclusion of prime factors to calculate the theoretical lower bounds in multiplierless single constant multiplications. EURASIP Journal on Advances in Signal Processing 122, 1–9 (2014). doi:10.1186/1687-6180-2014-122. ID - ref4 ER - TY - STD TI - S Mirzaei, R Kastner, A Hosangadi, Layout aware optimization of high speed fixed coefficient FIR filters for FPGAs. Int. Journal of Reconfigurable Computing (2010). doi: 10.1155/2010/697625. ID - ref5 ER - TY - STD TI - M Kumm, P Zipf, High speed low complexity FPGA-based FIR filters using pipelined adder graphs. Paper presented at the Int. Conference on Field Programmable Technology (FPT), Indian Institute of Technology Delhi, New Delhi, India, p. 1–4, 12–14 December 2011. ID - ref6 ER - TY - STD TI - U Meyer-Baese, G Botella, DET Romero, M Kumm, Optimization of high speed pipelining in FPGA-based FIR filter design using genetic algorithm. Proc. SPIE 8401, Independent Component Analyses, Compressive Sampling, Wavelets, Neural Net, Biosystems, and Nanoengineering X, 84010R1-12 (2012). doi:10.1117/12.918934. ID - ref7 ER - TY - STD TI - M Kumm, P Zipf, M Faust, CH Chang, Pipelined adder graph optimization for high speed multiple constant multiplication. Paper presented at the Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), p. 49–52, COEX, Seoul, Korea, 20–23 May 2012. ID - ref8 ER - TY - JOUR AU - Kumm, M. AU - Fanghanel, D. AU - Moller, K. AU - Zipf, P. AU - Meyer-Baese, U. PY - 2013 DA - 2013// TI - FIR filter optimization for video processing on FPGAs JO - EURASIP J Adv Sig Process VL - 111 ID - Kumm2013 ER - TY - STD TI - M Kumm, M Hardieck, J Willkomm, P Zipf, U Meyer-Baese, Multiple constant multiplications with ternary adders. Paper presented at the International Conference on Field Programmable Logic and Applications (FPL), Porto, Portugal, p. 1–8, 2–4 Sept. 2013. ID - ref10 ER - TY - STD TI - M Kumm, P Zipf, Pipelined compressor tree optimization using integer linear programming. Paper presented at the 24th International Conference on Field Programmable Logic and Applications (FPL), p. 1–8, Munich, Germany, 2–4 Sept. 2014. ID - ref11 ER - TY - STD TI - M Kumm, P Zipf, Efficient high speed compression trees on Xilinx FPGAs. Paper presented at the MBMV, IBM Germany Research and Development, Böblinguen, Germany, p. 171–182, 10–12 March 2014. ID - ref12 ER - TY - JOUR AU - Aksoy, L. AU - Costa, E. AU - Flores, P. AU - Monteiro, J. PY - 2008 DA - 2008// TI - Exact and approximate algorithms for the optimization of area and delay in multiple constant multiplications JO - IEEE Trans. Comput.-Aided Des. Integr. Circuits VL - 27 UR - https://doi.org/10.1109/TCAD.2008.923242 DO - 10.1109/TCAD.2008.923242 ID - Aksoy2008 ER - TY - STD TI - L Aksoy, E Costa, P Flores, J Monteiro, Finding the optimal tradeoff between area and delay in multiple constant multiplications. Elsevier Journal Microprocessors and Microsystems 35 (8), 729 – 741 (2011). doi: doi.org/10.1016/j.micpro.2011.08.009. ID - ref14 ER - TY - STD TI - AG Dempster, SS Dimirsoy, I Kale, Designing multiplier blocks with low logic depth. Paper presented at the Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Scottsdale, Arizona, p. 773–776, 26–29 May 2002. ID - ref15 ER - TY - STD TI - M Faust, C-H Chang, Minimal logic depth adder tree optimization for multiple constant multiplication. Paper presented at the Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Paris, France, p. 457–460, May 30-Jun 2, 2010. ID - ref16 ER - TY - STD TI - K Johansson, O Gustafsson, LS DeBrunner, L Wanhammar, Minimum adder depth multiple constant multiplication algorithm for low power FIR filters. Paper presented at the Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Rio de Janeiro, Brazil, p. 1439–1442, 15–18 May 2011. ID - ref17 ER - TY - STD TI - AG Dempster, MD Macleod, Using all signed-digit representations to design single integer multipliers using subexpression elimination. Paper presented at the Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Vancouver, British Columbia, p. 165–168, 23–26 May 2004. ID - ref18 ER - TY - STD TI - L Aksoy, E Costa, P Flores, J Monteiro, Multiplierless design of linear DSP transforms. VLSI-SoC: Advanced Research for Systems on Chip, ed. by S. Mir, C-Y Tsui, R Reis, O Choy (Springer 2011), p. 73 – 93. ID - ref19 ER - TY - STD TI - YH Ho, CU Lei, HK Kwan, N Wong, Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications. Paper presented at the Proceedings of Asia and South Pacific Design Automation Conference, Seoul, South Korea, p. 119–124, 21–24 January 2008. ID - ref20 ER - TY - STD TI - A Hosangadi, F Fallah, R Kastner, Simultaneous optimization of delay and number of operations in multiplierless implementation of linear systems. Paper presented at the Proceedings of International Workshop on Logic Synthesis, Lake Arrowhead, California, p. 1–8, 8–10 June 2005. ID - ref21 ER - TY - STD TI - KN Macpherson, RW Stewart, Rapid prototyping - Area efficient FIR filters for high speed FPGA implementation. IEE Proceedings - Vision, Image Signal Processing 156, 711–720 (2006). doi:10.1049/ip-vis:20045133. ID - ref22 ER - TY - STD TI - U Meyer-Baese, J Chen, CH Chang, AG Dempster, A comparison of pipelined RAGn and DA FPGA-based multiplierless filters. Paper presented at the IEEE Asian-Pacific Conference on Circuits and Systems, Singapore, p. 1555–1558, 4–7 December 2006. ID - ref23 ER - TY - STD TI - L Aksoy, E Costa, P Flores, J Monteiro, Design of low-complexity digital finite impulse response filters on FPGAs. Paper presented at the Proceedings of Design, Automation and Test in Europe Conference, Dresden, Germany, p.1197-1202, 12–16 March 2012. ID - ref24 ER - TY - STD TI - M Faust, C-H Chang, Bit-parallel Multiple Constant Multiplication using Look-Up Tables on FPGA. Paper presented at the Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), p. 657–660, Rio de Janeiro, Brazil, 15–18 May 2011. ID - ref25 ER - TY - STD TI - G Botella, A Garcia, M. Rodriguez-Alvarez, E Ros, U Meyer-Baese, M C Molina, Robust bioinspired architecture for optical-flow computation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(4), 616–629 (2010). doi: 10.1109/TVLSI.2009.2013957. ID - ref26 ER - TY - STD TI - G Botella, U Meyer-Baese, A Garcia, M Rodriguez, Quantization analysis and enhancement of a VLSI gradient-based motion estimation architecture. Digital Signal Processing, 22(6), 1174–1187 (2012). doi: doi.org/10.1016/j.dsp.2012.05.013. ID - ref27 ER - TY - JOUR AU - Botella, G. AU - Meyer-Baese, U. AU - Garcia, A. PY - 2009 DA - 2009// TI - Bio-inspired robust optical flow processor system for VLSI implementation JO - Electron Lett VL - 45 UR - https://doi.org/10.1049/el.2009.1718 DO - 10.1049/el.2009.1718 ID - Botella2009 ER - TY - STD TI - E Castillo, A Lloris, DP Morales, L Parrilla, A Garcia, G Botella, A new area-efficient BCD-digit multiplier. Digital Signal Processing 62, 1–10 (2017). doi: dx.doi.org/10.1016/j.dsp.2016.10.011. ID - ref29 ER - TY - STD TI - Y Voronenko, M Püschel, Multiplierless multiple constant multiplication, ACM Transactions on Algorithms, 3 (2), 11 (2007). doi: 10.1145/1240233.1240234. ID - ref30 ER - TY - STD TI - I Koren, Computer Arithmetic Algorithms. (Prentice Hall, 1993). ID - ref31 ER - TY - STD TI - U Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays, 4th. edn. (Springer, 2014). ID - ref32 ER - TY - JOUR AU - Bull, D. R. AU - Horrocks, D. H. PY - 1991 DA - 1991// TI - Primitive operator digital filters JO - IEE Proceedings G - Circuits, Devices and Systems VL - 138 UR - https://doi.org/10.1049/ip-g-2.1991.0066 DO - 10.1049/ip-g-2.1991.0066 ID - Bull1991 ER - TY - STD TI - K Johansson, O Gustafsson, L Wanhammar, Switching activity estimation for shift-and-add based constant multipliers. Paper presented at the Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Seattle, Washington, p. 676–679, 18–21 May 2008. ID - ref34 ER - TY - JOUR AU - Chen, J. AU - Chang, C. H. PY - 2009 DA - 2009// TI - High-level synthesis algorithm for the design of reconfigurable constant multiplier JO - IEEE Trans Computer-Aided Des Integr Circ Syst VL - 28 UR - https://doi.org/10.1109/TCAD.2009.2030446 DO - 10.1109/TCAD.2009.2030446 ID - Chen2009 ER - TY - JOUR AU - Dempster, A. G. AU - Macleod, M. D. PY - 1995 DA - 1995// TI - Use of minimum-adder multiplier blocks in FIR digital filters JO - IEEE Trans. Circ Syst II – Analog Digit Sig Process VL - 42 UR - https://doi.org/10.1109/82.466647 DO - 10.1109/82.466647 ID - Dempster1995 ER - TY - JOUR AU - Gustafsson, O. AU - Dempster, A. G. AU - Johansson, K. AU - Macleod, M. D. AU - Wanhammar, L. PY - 2006 DA - 2006// TI - Simplified design of constant coefficient multipliers JO - Circuits Syst. Signal Process VL - 25 UR - https://doi.org/10.1007/s00034-005-2505-5 DO - 10.1007/s00034-005-2505-5 ID - Gustafsson2006 ER - TY - STD TI - KK Parhi, VLSI digital signal processing systems: design and implementation, (John Wiley & Sons, 2007). ID - ref38 ER - TY - STD TI - O. Gustafsson, Contributions to Low-Complexity Digital Filters, 837, (Linköping Studies and technology dissertations, 2003). ID - ref39 ER - TY - STD TI - R Kastner, A Hosangadi, F Fallah, Arithmetic Optimization Techniques for Hardware and Software Design, (Cambridge University Press, 2010). ID - ref40 ER -