Fig. 10From: An optimized two-level discrete wavelet implementation using residue number systemThe output of two-level DWT using DSP Logic Analyzer when a sin wave is applied. Each clock cycle is 10 nsBack to article page