TY - JOUR AU - Li, W. PY - 2001 DA - 2001// TI - Overview of fine granularity scalability in MPEG-4 video standard JO - IEEE Trans. Circ. Syst. Video Technol. VL - 11 UR - https://doi.org/10.1109/76.911157 DO - 10.1109/76.911157 ID - Li2001 ER - TY - JOUR AU - Cote, G. AU - Erol, B. AU - Gallant, M. AU - Kossentini, F. PY - 1998 DA - 1998// TI - H.263+: video coding at low bit rates JO - IEEE Trans. Circ. Syst. Video Technol. VL - 8 UR - https://doi.org/10.1109/76.735381 DO - 10.1109/76.735381 ID - Cote1998 ER - TY - JOUR AU - Wiegand, T. AU - Sullivan, G. AU - Bjontegaard, G. J. AU - Luthra, A. PY - 2003 DA - 2003// TI - Overview of the H.264/AVC video coding standard JO - IEEE Trans. Circ. Syst. Video Technol. VL - 13 UR - https://doi.org/10.1109/TCSVT.2003.815165 DO - 10.1109/TCSVT.2003.815165 ID - Wiegand2003 ER - TY - JOUR AU - Kalva, H. AU - Lee, J. B. PY - 2007 DA - 2007// TI - The VC-1 video coding standard JO - IEEE Multimed. VL - 14 UR - https://doi.org/10.1109/MMUL.2007.86 DO - 10.1109/MMUL.2007.86 ID - Kalva2007 ER - TY - JOUR AU - Srinivasan, S. AU - Hsu, P. AU - Holcomb, T. AU - Mukerjee, K. AU - Regunathan, S. L. AU - Lin, B. AU - Liang, J. AU - Lee, M. C. AU - Corbera, J. R. PY - 2004 DA - 2004// TI - Windows media video 9: overview and applications JO - Signal Process. Image Commun. VL - 19 UR - https://doi.org/10.1016/j.image.2004.06.005 DO - 10.1016/j.image.2004.06.005 ID - Srinivasan2004 ER - TY - JOUR AU - Sullivan, G. AU - Ohm, J. AU - Han, W. -. J. AU - Wiegand, T. PY - 2012 DA - 2012// TI - Overview of the high efficiency video coding (HEVC) standard JO - IEEE Trans. Circ. Syst. Video Technol. VL - 22 UR - https://doi.org/10.1109/TCSVT.2012.2221191 DO - 10.1109/TCSVT.2012.2221191 ID - Sullivan2012 ER - TY - JOUR AU - Pan, Z. AU - Chen, L. AU - Sun, X. PY - 2015 DA - 2015// TI - Low complexity HEVC encoder for visual sensor networks JO - Sensors VL - 15 UR - https://doi.org/10.3390/s151229788 DO - 10.3390/s151229788 ID - Pan2015 ER - TY - JOUR AU - Kalali, E. AU - Ozcan, E. AU - Yalcinkaya, O. M. AU - Hamzaoglu, I. PY - 2014 DA - 2014// TI - A low energy HEVC inverse transform hardware JO - IEEE Trans. Consum. Electron. VL - 60 UR - https://doi.org/10.1109/TCE.2014.7027352 DO - 10.1109/TCE.2014.7027352 ID - Kalali2014 ER - TY - JOUR AU - Garrido Abenza, P. AU - Malumbres, M. AU - Piol, P. AU - Lpez-Granado, O. PY - 2018 DA - 2018// TI - Source coding options to improve HEVC video streaming in vehicular networks JO - Sensors VL - 18 UR - https://doi.org/10.3390/s18093107 DO - 10.3390/s18093107 ID - Garrido Abenza2018 ER - TY - JOUR AU - Tseng, Y. AU - Chen, Y. PY - 2019 DA - 2019// TI - Cost-effective multi-standard video transform core using time-sharing architecture JO - EURASIP J. Adv. Signal Process. VL - 49 ID - Tseng2019 ER - TY - JOUR AU - Zhang, M. AU - Qu, J. AU - Bai, H. PY - 2013 DA - 2013// TI - Entropy-based fast largest coding unit partition algorithm in high-efficiency video coding JO - Entropy VL - 15 UR - https://doi.org/10.3390/e15062277 DO - 10.3390/e15062277 ID - Zhang2013 ER - TY - JOUR AU - Sun, H. AU - Zhou, D. AU - Liu, P. AU - Goto, S. PY - 2014 DA - 2014// TI - A low-cost VLSI architecture of multiple-size IDCT for H.265/HEVC JO - IEICE Trans. Fundamentals VL - E97-A UR - https://doi.org/10.1587/transfun.E97.A.2467 DO - 10.1587/transfun.E97.A.2467 ID - Sun2014 ER - TY - JOUR AU - Coelho, D. AU - Cintra, R. AU - Bayer, F. AU - Kulasekera, S. AU - Madanayake, A. AU - Martinez, P. AU - Silveira, T. AU - Oliveira, R. AU - Dimitrov, V. PY - 2018 DA - 2018// TI - Low-complexity loeffler DCT approximations for image and video coding JO - J. Low Power Electron. Appl. VL - 8 UR - https://doi.org/10.3390/jlpea8040046 DO - 10.3390/jlpea8040046 ID - Coelho2018 ER - TY - JOUR AU - Pastuszak, G. PY - 2015 DA - 2015// TI - Flexible architecture design for H.265/HEVC inverse transform JO - Circ. Syst. Signal Process VL - 34 UR - https://doi.org/10.1007/s00034-014-9933-z DO - 10.1007/s00034-014-9933-z ID - Pastuszak2015 ER - TY - JOUR AU - Meher, P. AU - Park, S. Y. AU - Mohanty, B. AU - Lim, K. S. AU - Yeo, C. PY - 2014 DA - 2014// TI - Efficient integer DCT architectures for HEVC JO - IEEE Trans. Circ. Syst. Video Technol. VL - 24 UR - https://doi.org/10.1109/TCSVT.2013.2276862 DO - 10.1109/TCSVT.2013.2276862 ID - Meher2014 ER - TY - JOUR AU - Park, J. S. AU - Nam, W. J. AU - Han, S. M. AU - Lee, S. PY - 2012 DA - 2012// TI - 2-D large inverse transform (16 ×16, 32 ×32) for HEVC (high efficiency video coding) JO - J.. Semicond Technol. Sci. VL - 12 UR - https://doi.org/10.5573/JSTS.2012.12.2.203 DO - 10.5573/JSTS.2012.12.2.203 ID - Park2012 ER - TY - STD TI - P. T. Chiang, T. S. Chang, A reconfigurable inverse transform architecture design for HEVC decoder. Proc. IEEE Int. Symp. Circ. Syst., 1006–1009 (2013). ID - ref17 ER - TY - JOUR AU - Chen, Y. H. AU - Liu, C. Y. PY - 2015 DA - 2015// TI - Area-efficient video transform for HEVC applications JO - Electron. Lett. VL - 51 UR - https://doi.org/10.1049/el.2015.1085 DO - 10.1049/el.2015.1085 ID - Chen2015 ER - TY - JOUR AU - Chen, Y. -. H. AU - Ko, Y. -. F. PY - 2017 DA - 2017// TI - High-throughput IDCT architecture for high-efficiency video coding (HEVC) JO - Int. J. Circ. Theor. Appl. VL - 45 UR - https://doi.org/10.1002/cta.2376 DO - 10.1002/cta.2376 ID - Chen2017 ER - TY - JOUR AU - Fan, Y. AU - Tang, G. AU - Zeng, X. X. PY - 2019 DA - 2019// TI - A compact 32-pixel TU-oriented and SRAM-free intra prediction VLSI architecture for HEVC decoder JO - IEEE Access VL - 7 UR - https://doi.org/10.1109/ACCESS.2019.2946907 DO - 10.1109/ACCESS.2019.2946907 ID - Fan2019 ER - TY - JOUR AU - Nayeri, H. R. AU - Zargari, F. PY - 2018 DA - 2018// TI - Hardware solution for implementing the entire inverse IDCTs in HEVC decoder JO - Int. J. Electron. VL - 105 UR - https://doi.org/10.1080/00207217.2018.1440427 DO - 10.1080/00207217.2018.1440427 ID - Nayeri2018 ER - TY - JOUR AU - Ben Atitallah, A. AU - Kammoun, M. AU - Ben Atitallah, R. PY - 2020 DA - 2020// TI - An optimized FPGA design of inverse quantization and transform for HEVC decoding blocks and validation in an SW/HW environment JO - Turk. J. Electr. Eng. Comput. Sci. VL - 28 UR - https://doi.org/10.3906/elk-1910-122 DO - 10.3906/elk-1910-122 ID - Ben Atitallah2020 ER - TY - JOUR AU - Ben Atitallah, A. AU - Kammoun, M. AU - Ali, K. M. A. AU - Ben Atitallah, R. PY - 2020 DA - 2020// TI - An FPGA comparative study of high-level and low-level combined designs for HEVC intra, inverse quantization, and IDCT/IDST 2D modules JO - Int. J. Circ Theor. Appl. VL - 48 UR - https://doi.org/10.1002/cta.2790 DO - 10.1002/cta.2790 ID - Ben Atitallah2020 ER - TY - JOUR AU - Singhadia, A. AU - Mamillapalli, M. AU - Chakrabarti, I. PY - 2020 DA - 2020// TI - Hardware-efficient 2D-DCT/IDCT architecture for portable HEVC-compliant devices JO - IEEE Trans. Consum. Electron. VL - 66 UR - https://doi.org/10.1109/TCE.2020.3006213 DO - 10.1109/TCE.2020.3006213 ID - Singhadia2020 ER -